I. INTRODUCTION
Nowadays, emerging telecom standards such as IEEE 802.11, WiMax, Zigbee, and 3G+ require wider signal bandwidth beyond the 10 MHz range for the Analog-toDigital Converter (ADC) whereas maintaining 60 dB to 70 dB signal-to-noise ratio (SNR). So far, sigma-delta modulators (ΣΔMs) have been widely used for telecom applications owing to their power and area efficiency compared to other ADC architectures. However, it is difficult to achieve wider signal bandwidth with singleloop ΣΔMs even though high order or multi-bit techniques are used. Cascaded ΣΔMs can be a good solution for this problem, since higher order noise shaping is enabled by simply combing low order loop filters [1, 2] . As a result, high SNR can be achieved with even low oversampling rate (OSR) with improved stability compared to single-loop high order ΣΔMs. For high speed applications, continuous-time (CT) ΣΔMs are preferred over discrete-time (DT) ΣΔMs due to good power efficiency. However, CT cascaded ΣΔMs suffer from mismatch between the analog and digital filter coefficients, since they rely on absolute value of the integrated RC components which can vary in the order of 20% due to process variations [2] . In order to overcome this problem, CT cascaded ΣΔMs usually require additional calibration or self tuning circuitry [3] . On the other hand, DT cascaded ΣΔMs using switched-capacitor (SC) circuits have better matching for the filter coefficients, since they are determined by capacitor ratios. Usually, the matching between capacitor ratios is in the order of 0.1% to 1%.
However, DT ΣΔMs are not suitable for high sample rate operation due to high speed limitation of the sampling switches and op-amps. So, far several works using mixed CT/DT ΣΔM architecture have been proposed [4] [5] [6] .
This paper presents a mixed CT/DT 2-1 cascaded ΣΔM. In this scheme, the sampling rate of the entire modulator can be determined by the first stage CT ΣΔM, since the internal circuitry of the second stage timeinterleaved DT ΣΔM operates at half of the sampling rate, which enables high speed operation. In addition, matching between the analog loop filter and digital noise shaper coefficients can be improved with respect to all CT cascaded ΣΔMs. Furthermore, the power efficiency of the proposed architecture will still be preserved even though a DT ΣΔM is used in the second stage due to the relaxed speed constraints of the first order two-channel time-interleaved ΣΔM which can be implemented using only one op-amp and two quantizers. Fig. 1 
II. PROPOSED ARCHITECTURE
where ε 2 is the quantization error of the second stage.
Overall, by combing the first stage output with the second stage output after passing through the digital noise shaper, and scaling by factor k (k > 1), the final output of the mixed CT/DT 2-1 cascaded ΣΔM becomes
The two-channel time-interleaved ΣΔM used in the second stage is obtained by transforming the conventional first order ΣΔM into its two-channel time-interleaved structure. Assuming the second stage is a conventional first order ΣΔM, the integrator output p(n) with transfer function
where u is the input and y 2 is the output. Replacing the
Now, the two-channel time-interleaved form of p(n) can be obtained by replacing n with 2n. That is
where u(2n-1) and u(2n-2) are the down sampled version of the input u(n), and y 2 (2n-1) and y 2 (2n-2) are the two time-interleaved outputs. Furthermore, the input-output relationship between the two-channel time-interleaved ΣΔM and the conventional ΣΔM are given as The first time-interleaved output y 21 (n) can be obtained by directly quantizing Eq. (6) As a result, the complete output y 22 (n) can be obtained by subtracting y 21 (n) from output y * 22 (n). Furthermore, since y * 22 (n) is the sum of the two complete outputs, this can be directly used as the global feedback signal. Finally, using poly-phase decomposition [7] , the second stage output can be written as
where ε 12 and ε 11 are the down sampled version of ε 1 , and ε 22 and ε 21 is the quantization error of Q 22 and Q 21 , respectively. The above Eq. (11) is equivalent to Eq. (2).
The two-channel time-interleaved structure of the first order ΣΔM can be obtained by combining Eq. (6), (8), and (10). In addition, as derived, the output of the second quantizer Q 22 can be directly used as the global feedback signal. This single integrator single feedback architecture significantly reduces the mismatch involved with multipath time-interleaved ΣΔMs whereas maintains the power efficiency, since the actual circuit can be implemented using only one op-amp and two quantizers.
Mismatch Analysis
The two-channel time-interleaved DT ΣΔM used in the second stage is robust to path mismatch due to its single feedback path and single integrator architecture, similar to the second order ΣΔM proposed in [8] . For the 2-1 cascaded ΣΔM, the following relationship should be satisfied to completely cancel out the first stage quantization error ε 1 at the final output y T (12) where NTF 1 (z) and STF 2 Therefore, although the mismatch between the first stage analog loop filter NTF 1 (z) and the digital noise shaper (1 -z -1 ) 2 still exists, since a CT ΣΔM is used in the first stage, the overall leakage will be considerably reduced with respect to all CT cascaded ΣΔMs due to improved matching between STF 2 (z) and (1 -z -1 ) 2 .
Effect of Clock Jitter and Excess Loop Delay
Clock jitter and excess loop delay are the two main non-idealities that critically degrade the performance of CT ΣΔMs, since in CT ΣΔMs, charge is transferred at a constant rate over a certain clock period. Therefore, the charge loss from the timing error can be a large portion of the total charge. Clock jitter is similar to adding a random phase modulation at the output bit stream of the modulator, which eventually increases the in-band noise floor by high frequency noise folding [9] . Fig. 2 shows the clock jitter modeling for CT ΣΔMs, where the jitter induced noise E j (z) is added to the DAC output, and J(z) represents the timing error [10] . The jitter was assumed as white Guassian noise. For the proposed CT/DT cascaded ΣΔM, the second stage DT ΣΔM is not affected by the jitter, however this will not give much benefit, since the overall performance will be mainly determined by the CT first stage. In addition, since CT ΣΔMs with high sampling rate ( > 100MHz) generally use internal PLLs instead of directly using external clocks, the clock jitter will be proportional to the PLL phase noise. Therefore, reducing the PLL phase noise which requires more power consumption can minimize the clock jitter. Moreover, clock jitter can be reduced by using multi-bit quantizers and NRZ DACs.
Excess loop delay is the delay between the quantizer clock and DAC output. Ideally, the DAC output responds immediately to the quantizer clock edge, however in reality, the transistors in the comparator latch and DAC cannot switch instantaneously [11] . Fig. 3 shows the concept of the excess loop delay. Similar to the clock jitter case, only the CT first stage of the proposed CT/DT cascaded ΣΔM will be affected by excess loop delay. However, the excess loop delay of the first stage CT ΣΔM will lead to inter-stage coefficient k mismatch for the cascaded ΣΔM. Moreover, when multi-bit quantizers are used, excess loop delay can increase due to the additional DEM circuitry added to the output of the feedback DAC. In addition, excess loop delay can cause instability to the loop filter, since it eventually reduces the feedback pulse. As a result, for the proposed CT/DT cascaded ΣΔM, loop delay compensation schemes such as [12, 13] can be included in the CT first stage, whereas the DT second stage does not require additional loop delay compensation. 
III. SIMULATION RESULTS
The performance of the proposed mixed CT/DT 2-1 cascaded ΣΔM is verified through behavioral level simulations using Simulink [14] . Fig. 4 shows the ideal output spectrum with inter-stage coefficient k = 2. The sampling rate f s was set to 400 MHz, where the internals blocks of the DT ΣΔM operates at 200 MHz. The high speed operation of the mixed CT/DT ΣΔM is enabled by the CT first stage and the time-interleaved DT second stage which operates at half of the sample rate f s /2, whereas still maintaining the overall sample rate of the cascaded ΣΔM to f s . As a result, SNDR of 83.7 dB can be achieved within signal bandwidth of 10 MHz using 5-level quantizers for Q 1 , Q 12 , and Q 22 .
Fig . 5 shows the SNDR versus input amplitude, where (i) represents the ideal performance of the 2-1 cascaded ΣΔM without any mismatch. For both (ii) and (iii), ±20% and ±1% coefficient mismatch was added to the CT ΣΔM and DT ΣΔM, respectively. This mismatch value can be generally observed in nowadays deep sub-micron CMOS technologies. Results show the proposed mixed CT/DT 2-1 cascaded ΣΔM is less sensitive to coefficient mismatch than the all CT cascaded ΣΔM. ΣΔM is large with respect to the all CT cascaded ΣΔM with loop delay up to 35%. However, beyond 35%, SNDR degradation of the proposed ΣΔM is less than the all CT cascaded ΣΔM. This shows the stability of the proposed CT/DT cascaded ΣΔM is better than the all CT cascaded ΣΔM with excess loop delay.
IV. CIRCUIT IMPLEMENTATION ISSUES
The proposed mixed CT/DT 2-1 cascaded ΣΔM includes the first stage CT ΣΔM, second stage two-channel timeinterleaved DT ΣΔM, and digital noise shaper. The CT ΣΔM can be implemented using active-RC or G m -C integrators [15, 16] , whereas the DT ΣΔM can be realized with SC circuitry. Furthermore, in order to reduce the design complexity, one of the timeinterleaved DT ΣΔM input sampler branch can be removed. This does not degrade the performance of the time-interleaved ΣΔM as far as the OSR is larger than the number of channels [8] . Fig. 9 shows the concept of input sampler simplification where a gain of 2 is applied to the input, in order to compensate the loss of removing one branch. Fig. 10 is an actual circuit implementation example of the proposed mixed CT/DT 2-1 cascaded ΣΔM with input sampler simplification. A single-ended schematic is shown for simplicity. The CT ΣΔM which operates at f s is realized with two active-RC integrators, where the RC time constant sets the integrator coefficient. DAC 11 and DAC 12 are used to realize the first and second feedback around the 5-level quantizer Q 1 . The twochannel time-interleaved DT ΣΔM is realized using one SC integrator, where clock-1 and clock-2 are the two phase non-overlapping clocks that operate at f s /2. In addition, the first stage quantization error -ε 1 is applied to the integrator input and the summing circuit which generates the input signal of Q 22 . The inter-stage gain k can be changed by adjusting the capacitor ratios. Furthermore, inverting and non-inverting switch configurations are combined to invert the sign of the quantization error ε 1 which is used at the input of the second stage SC integrator and the summing circuit. The remaining blocks including the delay, adder, MUX, and noise shaper which process the output of the quantizers can be implemented with digital standard cells.
V. CONCLUSIONS
A mixed CT/DT 2-1 cascaded ΣΔM is presented. This architecture is able to achieve high speed operation whereas matching between the analog and digital filter coefficient can be improved with respect to all CT cascaded ΣΔMs. Simulation results showed the proposed mixed CT/DT cascaded ΣΔM has less performance degradation with clock jitter than the all CT cascaded ΣΔM. However, with excess loop delay, the proposed architecture showed more performance degradation with respect to the all CT cascaded ΣΔM, yet the proposed ΣΔM showed better stability. Furthermore, the power efficiency of the proposed architecture will still be preserved even though a DT ΣΔM is used in the second stage, and the calibration or tuning scheme can be much more simplified, since it can be localized to the CT first stage. Overall, the proposed ΣΔM can be widely used as the ADC for emerging new telecom applications.
